

ARM

Vladimir Filipović

vladaf@matf.bg.ac.yu

ARM

31 28 27 24 21 19 16 15 12 11 0

Condition 0 0 1 OP code S Rn Rd Operand 2

(a) Arithmetic, logic, compare, test, and move

31 28 27 19 16 15 12 11 8 7 4 3 0

Condition 0 0 0 0 0 0 A S Rd Rn Rx 1 0 0 1 Rm

(b) Multiply and Multiply Accumulate

31 28 27 19 16 15 12 11 0

Condition 0 1 I P U B W L Rn Rd Offset

(c) Single word or byte transfer from/to memory

ARM

31 28 27 19 16 15 0

Condition 1 0 0 P U - W L Rn Register list

(d) Multiple word transfer from/to memory

31 28 27 23 0

Condition 1 0 1 K Offset

(e) Branch and Branch with Link

I Immediate P Pre/Post-index W Writeback
S Set U Up/Down L Load/Store
A Accumulate B Byte/Word K Link

Figure B.1 ARM instruction encoding formats.

ARM

Condition code	Condition suffix	Condition name	Condition rule
0 0 0 0	EQ	Equal (zero)	$Z = 1$
0 0 0 1	NE	Not equal (nonzero)	$Z = 0$
0 0 1 0	CS/HS	Carry set/Unsigned higher or same	$C = 1$
0 0 1 1	CC/LO	Carry clear/Unsigned lower	$C = 0$
0 1 0 0	MI	Minus (negative)	$N = 1$
0 1 0 1	PL	Plus (positive or zero)	$N = 0$
0 1 1 0	VS	Overflow	$V = 1$
0 1 1 1	VC	No overflow	$V = 0$
1 0 0 0	HI	Unsigned higher	$\bar{C} \vee Z = 0$
1 0 0 1	LS	Unsigned lower or same	$\bar{C} \vee Z = 1$
1 0 1 0	GE	Signed greater than or equal	$N \oplus V = 0$
1 0 1 1	LT	Signed less than	$N \oplus V = 1$
1 1 0 0	GT	Signed greater than	$Z \vee (N \oplus V) = 0$
1 1 0 1	LE	Signed less than or equal	$Z \vee (N \oplus V) = 1$
1 1 1 0	AL	Always	
1 1 1 1		Not used	

ARM

31 28 27 24 21 19 16 15 12 11 0

Condition 0 0 1 OP code S Rn Rd Operand 2

Destination register
Operand 1 register
Set Condition code flags
0: Do not alter flags
1: Set flags

11 4 3 0

Shift Rn

Operand 2 = shift (Rn)

11 8 7 0

Rotate Immediate

Operand 2 = rotate Immediate

Format ARM aritmetičkih i logičkih instrukcija, te instrukcija poredjenja, testiranja i premeštanja

ARM

11 5 4 3 0

Shift Rn

11 7 6 5 0

Shift amount

11 8 0 1

Rx



0 0 LSL logical shift left
0 1 LSR logical shift right
1 0 ASR arithmetic shift right
1 1 ROR rotate right

Format ARM aritmetičkih i logičkih pomeranja operanda koji se nalazi u registru R_m


1

Mnemonic (Name)	OP code $b_{24} \dots b_{21}$	Operation performed	CC flags affected if S = 1			
			N	Z	V	C
ADD (Add)	0 1 0 0	$Rd \leftarrow [Rn] + Oper2$	x	x	x	x
ADC (Add with carry)	0 1 0 1	$Rd \leftarrow [Rn] + Oper2 + [C]$	x	x	x	x
SUB (Subtract)	0 0 1 0	$Rd \leftarrow [Rn] - Oper2$	x	x	x	x
SBC (Subtract with carry)	0 1 1 0	$Rd \leftarrow [Rn] - Oper2 + [C] - 1$	x	x	x	x
RSB (Reverse subtract)	0 0 1 1	$Rd \leftarrow Oper2 - [Rn]$	x	x	x	x
RSC (Reverse subtract with carry)	0 1 1 1	$Rd \leftarrow Oper2 - [Rn] + [C] - 1$	x	x	x	x
MUL (Multiply)	(See Figure B.4)	$Rd \leftarrow [Rn] \times [Rt]$	x	x		
MLA (Multiply accumulate)	(See Figure B.4)	$Rd \leftarrow [Rn] \times [Rt] + [Rn]$	x	x		

Mnemonic (Name)	OP code $b_{24} \dots b_{21}$	Operation performed	CC flags affected if S = 1			
			N	Z	V	C
AND (Logical AND)	0 0 0 0	$Rd \leftarrow [Rn] \wedge Oper2$	x	x		x
ORR (Logical OR)	1 1 0 0	$Rd \leftarrow [Rn] \vee Oper2$	x	x		x
EOR (Exclusive-OR)	0 0 0 1	$Rd \leftarrow [Rn] \oplus Oper2$	x	x		x
BIC (Bit clear)	1 1 1 0	$Rd \leftarrow [Rn] \wedge \neg Oper2$	x	x		x
CMP (Compare)	1 0 1 0	$[Rn] - Oper2$	x	x	x	x
CMN (Compare negative)	1 0 1 1	$[Rn] + Oper2$	x	x	x	x
TST (Bit test)	1 0 0 0	$[Rn] \wedge Oper2$	x	x		x
TEQ (Test equal)	1 0 0 1	$[Rn] \oplus Oper2$	x	x		x
MOV (Move)	1 1 0 1	$Rd \leftarrow Oper2$	x	x		x
MVN (Move complement)	1 1 1 1	$Rd \leftarrow \neg Oper2$	x	x		x



Mnemonic (Name)	Instruction bits B L	Operation performed
LDR (Load word)	0 1	$Rd \leftarrow [EA]$
LDRB (Load byte)	1 1	$Rd \leftarrow [EA]$
STR (Store word)	0 0	$EA \leftarrow [Rd]$
STRB (Store byte)	1 0	$EA \leftarrow [Rd]$



Matematis@ITS | fakultet
Mikrosistemari

vicadl@mat.its.ac.id

1413

ARM

31
28
23
0

Condition	I	O	I	K	Offset

K=0 :Branch (B)

K=1 :Branch with Link (BL); store return address in register R14

3