


Protočnost (Preklapanje)




Vladimir Filipović
vladaf@matf.bg.ac.yu

Osnovni pojmovi




Osnovna ideja protočnosti instrukcija

Osnovni pojmovi




Protočnost sa četiri nivoa

Performanse protočnosti




Efekt izvršavanja operacije koja zahteva više od jednog ciklusa časovnika

Performanse protočnosti



Zaustavljanje protočnosti koje je prouzrokovano prelićem keša u F₂

Performanse protočnosti



Efekat instrukcije Load na vremensko sekvenciranje protočnosti

Matematički fakultet
Mikroračunari
vlada@matf.bg.ac.rs
10/1

Rizici podataka

$A \leftarrow 3 + A$
 $A \leftarrow 5 \times C$
 $B \leftarrow 4 \times A$
 $B \leftarrow 20 + C$

I₁ (Mul)

F₁
D₁
E₁
W₁

I₂ (Add)

F₂
D₂

D_{2A}
E₂
W₂

I₃

F₃

D₃
E₃
W₃

I₄

F₄
D₄
E₄
W₄

Protočnost je zaustavljena zbog zavisnosti podataka između D₂ i W₁

Mul R2,R3,R4
Add R5,R4,R6

Matematički fakultet
Mikroračunari
vlada@matf.bg.ac.rs
10/1

Prosleđivanje operatora

Source 1
Source 2
Register file
SRC1
SRC2
ALU
RSLT
Destination

(a) Datapath

Prosleđivanje operatora kod procesora sa protočnošću

Matematički fakultet
Mikroračunari
vlada@matf.bg.ac.rs
10/1

Prosleđivanje operatora

SRC1, SRC2
E: Execute (ALU)
RSLT
W: Write (Register file)
Forwarding path

(b) Position of the source and result registers in the processor pipeline

Prosleđivanje operatora kod procesora sa protočnošću

Matematički fakultet
Mikroračunari
vlada@matf.bg.ac.rs
10/1

Rukovanje sa rizicima podataka u softveru

I₁: Mul R2,R3,R4
NOP
NOP
I₂: Add R5,R4,R6







Matematički fakultet
Mikroračunari
vlada@matf.bg.ac.rs
11/1







Bočni efekti






Add R1,R3
AddWithCarry R2,R4
 $R4 \leftarrow [R2] + [R4] + \text{carry}$

Matematički fakultet
Mikroračunari
vlada@matf.bg.ac.rs
12/1

Rizici instrukcija







Matematički fakultet

Mikroračunari

30/1

SPARC

Instruction	Description
ADD R5, R6, R7	Integer add: $R7 \leftarrow (R5) + (R6)$
ADDcc R2, R3, R5	$R5 \leftarrow (R2) + (R3)$; set condition code flags
SUB R5, Imm, R7	Integer subtract: $R7 \leftarrow (R5) - \text{Imm}(\text{sign-extended})$
AND R3, R4, R5	Bitwise AND: $R5 \leftarrow (R3) \text{ AND } \text{Imm}(\text{sign-extended})$
XOR R3, R4, R5	Bitwise Exclusive OR: $R5 \leftarrow (R3) \text{ XOR } (R4)$
FADDq F4, F12, F16	Floating-point add, quad precision: $F12 \leftarrow (F4) + (F12)$
FSUBs F2, F5, F7	Floating-point subtract, single precision: $F7 \leftarrow (F2) - (F5)$
FDIVs F5, F10, F18	Floating-point divide, single precision: $F18 \leftarrow (F5)/(F10)$
LDSW R3, R5, R7	$R7 \leftarrow 32\text{-bit word at } (R3) + (R5)$; sign extended to a 64-bit value
LDX R3, R5, R7	$R7 \leftarrow 64\text{-bit extended word at } (R3) + (R5)$
LDRB R4, Imm, R5	Load unsigned byte from memory location $(R4) + \text{Imm}$; the byte is loaded into the least significant 8 bits of register R5, and all higher-order bits are filled with 0s
STW R3, R6, R12	Store word from register R3 into memory location $(R6) + (R12)$
LDF R5, R6, F3	Load a 32-bit word at address $(R5) + (R6)$ into floating-point register F3
LDDF R5, R6, F8	Load doubleword (two 32-bit words) at address $(R5) + (R6)$ into floating-point registers F8 and F9
STF F14, R6, Imm	Store word from floating-point register F14 into memory location $(R6) + \text{Imm}$
BLE cc, Label	Test the cc flags and branch to Label if less than or equal to zero
BZps cc, Label	Test the xcc flags and branch to Label if equal to zero, branch is predicted not taken
BGTAspt cc, Label	Test the 32-bit integer condition codes and branch to Label if greater than zero, set arml bit, branch is predicted taken
FBNEps Label	Test floating-point status flags and branch if not equal, the arml bit is set to zero, and the branch is predicted not taken

Primeri SPARC instrukcija

Matematički fakultet Mikroračunari vladan@mat.tg.ac.yu 33/34

SPARC

```

LDX R3, 0, R6      Load number of items in the list.
OR R0, R0, R4      R4 to be used as offset in the list.
OR R0, R0, R7      Clear R7 to be used as accumulator.
LDX R3, R4, R5      Load list item into R5.
ADD R5, R7, R7      Add number to accumulator.
ADD R4, 8, R4       Point to the next entry.
SUBcc R6, 1, R6     Decrement R6 and set condition flags.
BG xcc, LOOPSTART   Loop if more items in the list.
NEXT ...

```

(a) Desired program loop



```

LDX R3, 0, R6
OR R0, R0, R4
LDX R3, R4, R5
ADD R4, 8, R4
SUBcc R6, 1, R6
BG,pt xcc, LOOPSTART   Predicted taken, Annul bit = 0
ADD R5, R7, R7
NEXT ...

```

(b) Instructions reorganized to use the delay slot

Petlja za sabiranje koja prikazuje korišćenje kašnjenja pri skoku i predviđanja skoka



Matematički fakultet Mikroračunari vladan@mat.tg.ac.yu 33/34

SPARC

```

ADDcc R3, R4, R7   R7 ← [R3] + [R4].
                    Set condition codes
BRZ,a Label        Branch if zero, set Annul bit to 1
FCMP F1, F5        FP: Compare [F2] and [F5]
FADD F2, F3, F6    FP: F6 ← [F2] + [F3]
FMovs F3, F4       Move single precision operand from F3 to F4
...
Label FSUB F2, F3, F6   FP: F6 ← [F2] - [F3]
LDsw R3, R4, R7        Load single word at location [R3] + [R4] into R7
...

```

(a) Program fragment

```

ADDcc R3, R4, R7
BRZ,a Label
FCMP F1, F5
FSUB F2, F3, F6

```

(b) instruction grouping, branch taken

```

ADDcc R3, R4, R7
BRZ,a Label
FCMP R1, R5
FADD R2, R3, R6

```

(c) instruction grouping, branch not taken

Primeri grupisanja instrukcija

Matematički fakultet Mikroračunari vladan@mat.tg.ac.yu 33/34

SPARC

```

ADD R3, R5, R6   G E C N1 N2 N3 W
LDsw R4, R7, R6   G E C N1 N2 N3 W

```

(a) Instructions with common destination

```

MOVrz R1, R6, R7   G E C N1 N2 N3 W
OR R7, R8, R9      G E C N1 N2 N3 W

```

(b) Delay caused by MOVr instruction

Kašnjenja u raspoređivanju zbog rizika

